INTRODUCTION

Energy and power efficiency in Field Programmable Gate
Arrays (FPGAs) has been estimated to be up to one order of magnitude worse than in ASICs [1] and this limits their applicability in energy constrained applications. In ASICS lowering the supply voltage reduces both dynamic and static power at the cost of increased circuit delay and a similar approach can be used with FPGAs as well [2] . Voltage scaling is often combined with frequency scaling in order to compensate for the variation of circuit delay. Essentially, 
II. RELATED WORK
In order to identity ways of reducing the power consumption in FPGAs, some research has focused on developing new FPGA architectures implementing multi-threshold voltage techniques, multi-Vdd techniques and power gating techniques [3] [4] [5] [6] [7] . Other strategies have proposed moditying the map and place&route algorithms to provide power aware implementations [8] [9] [10] .
This related work is targeted towards FPGA manufacturers and tool designers to adopt in new platforms and design environments. On the other hand, a user level approach is proposed in [11] . A dynamic voltage scaling strategy for commercial FPGAs that aims to minimise power consumption for a glvmg task is presented in their work. Table 2 shows the complexity of the blocks part of the DVS and DFS units. C. Robustness analysis
The power adaptive architecture is designed to search for an optimal frequency for a given voltage value. In the test system 57 the valid range of voltages extends from 0.7 V to I V.
Frequencies are internally generated using the available 
IV. ELONGATE LOGIC OVERHEADS
For these experiments a user application has been selected in the form of a configurable motion estimation processor suitable for high-definition video coding [15] . The motion estimation core netlist is initially processed to insert the in-situ detectors and implemented together with the rest of the system in the Zynq device. Table 3 shows the additional utilization of the detector logic at around � 1 %. 
V. POWER AND ENERGY SCALING ANALYSIS
The ARM processor executes a software daemon that reads MHz. This indicates the existence of performance and power margins that could be exploited depending on workload by this A VS technique. -----------------------------------------------------------------------------------------o +--, ,--,---,--,---,---,--,---,---,-- Figure 7 . Total power analysis. while compute intensive accelerators that can tolerate some level of uncertainty could be mapped to the fabric. This uncertainty could originate in the fabric by pushing its performance and energy efficient points validated by the manufacturer. To investigate these uncertainty energy and performance trade-offs is part of our future work.
